

Program Verification in the Presence of Cached Address Translation

Hira Taqdees Syeda | Gerwin Klein

July 2018


www.ts.data61.csiro.au




UNSW
SYDNEY



What is Cached Address Translation



What is Cached Address Translation



- Translation Lookaside Buffer (TLB) is
 - a dedicated cache for page table walks
 - architecture specific
 - managed by hardware and operating system together

TLB Effects on Program Execution



TLB Effects on Program Execution



- TLB being cache
 - has *no* functional effects
 - only makes execution faster, *if* maintained correctly
 - is an assumption in formally verified kernels such as seL4

TLB Effects on Program Execution



- TLB being cache
 - has *no* functional effects
 - only makes execution faster, *if* maintained correctly
 - is an assumption in formally verified kernels such as seL4
- Poorly managed TLB leads to
 - memory operations on the **wrong addresses**
 - **inconsistent translation** \Rightarrow **system crash**

TLB Effects on Program Execution



- TLB being cache
 - has *no* functional effects
 - only makes execution faster, *if* maintained correctly
 - is an assumption in formally verified kernels such as seL4
- Poorly managed TLB leads to
 - memory operations on the **wrong addresses**
 - **inconsistent translation** \Rightarrow **system crash**
- TLB-aware **logic** for program reasoning
 - abstract model for **ARMv7-style MMU**

Contributions



- TLB-aware program logic in **Isabelle/HOL**
 - **sound abstraction** of ARMv7-style MMU
 - **language** with TLB management primitives
 - TLB-aware **Hoare logic** rules



Contributions



- TLB-aware program logic in **Isabelle/HOL**
 - **sound abstraction** of ARMv7-style MMU
 - **language** with TLB management primitives
 - TLB-aware **Hoare logic** rules
- **Reduction theorems** for program verification at
 - user- and kernel-level execution
 - context switch




Contributions




- TLB-aware program logic in **Isabelle/HOL**
 - **sound abstraction** of ARMv7-style MMU
 - **language** with TLB management primitives
 - TLB-aware **Hoare logic** rules
- **Reduction theorems** for program verification at
 - user- and kernel-level execution
 - context switch




ARMv7-style MMU




ARMv7-style MMU




ARMv7-style MMU




ARMv7-style MMU



ARMv7-style MMU




ARMv7-style MMU




- TLB **eviction** (X X)

ARMv7-style MMU




- TLB **eviction** (× ×)
- TLB **incoherency** (■)
 - stale translation entries w.r.t. page table(s)

ARMv7-style MMU




- TLB **eviction** (× ×)
- TLB **incoherency** (■)
 - stale translation entries w.r.t. page table(s)
- TLB **inconsistency** (■)
 - more than one translation entries

ARMv7-style MMU



- TLB maintenance operations after updating
 - page table(s)
 - root register

ARMv7-style MMU



- TLB maintenance operations after updating
 - page table(s)
 - root register
- Selective invalidation using Address Space Identifier - ASID
 - ASID register

Sound Abstraction of ARMv7-style MMU



Sound Abstraction of ARMv7-style MMU




- **Formalised TLB model**
 - hardware details
 - instructions affecting the TLB state

Sound Abstraction of ARMv7-style MMU

- Formalised TLB model
 - hardware details
 - instructions affecting the TLB state



Stepwise **data refinement** to achieve functional abstraction



Sound Abstraction of ARMv7-style MMU


- Formalised TLB model
 - hardware details
 - instructions affecting the TLB state



Stepwise **data refinement** to achieve functional abstraction



Functionality of a TLB is captured by the record of **inconsistent virtual addresses**





Sound Abstraction of ARMv7-style MMU

processor mode

active ASID

active root





Sound Abstraction of ARMv7-style MMU

processor mode

active ASID

active root





Sound Abstraction of ARMv7-style MMU

processor mode

active ASID

active root



Contributions



- TLB-aware program logic in **Isabelle/HOL**
 - **sound abstraction** of ARMv7-style MMU ✓
 - **language** with TLB management primitives
 - TLB-aware **Hoare logic** rules
- Reduction theorems for program verification at
 - user- and kernel-level execution
 - context switch



Language – Syntax



- Heap language with TLB management primitives
 - arithmetic expressions **aexp**
 - constant, unary and binary operations
 - [HeapLookup](#)

Language – Syntax



- Heap language with TLB management primitives
 - arithmetic expressions **aexp**
 - constant, unary and binary operations
 - [HeapLookup](#)
 - boolean expressions **bexp**
 - negation, comparison and binary operations

Language — Syntax



- Heap language with TLB management primitives
 - commands
 - skip and sequence
 - if-then-else and while

Language — Syntax



- Heap language with TLB management primitives
 - commands
 - skip and sequence
 - if-then-else and while
 - assignment **aexp := aexp**

Language — Syntax



- Heap language with TLB management primitives
 - commands
 - skip and sequence
 - if-then-else and while
 - assignment **aexp := aexp**
 - flush
 - **flushALL**, **flushASID**, **flushVA** and **flushASIDVA**

Language — Syntax



- Heap language with TLB management primitives
 - commands
 - skip and sequence
 - if-then-else and while
 - assignment **aexp := aexp**
 - flush
 - **flushALL**, **flushASID**, **flushVA** and **flushASIDVA**
 - updateRoot
 - updateASID
 - updateMode
 - **kernel** or **user**

Contributions



- TLB-aware program logic in **Isabelle/HOL**
 - **sound abstraction** of ARMv7-style TLB ✓
 - **language** with TLB management primitives ✓
 - TLB-aware **Hoare logic** rules
- Reduction theorems for program verification at
 - user- and kernel-level execution
 - context switch



Program Logic



- Operational semantics
 - **aexp** — partial function from **state** to 32-bit **value**
 - **bexp** — partial function from **state** to **bool**
 - **command** — relation between **state** and **state option**

Program Logic



- Operational semantics
 - **aexp** — partial function from **state** to 32-bit **value**
 - **bexp** — partial function from **state** to **bool**
 - **command** — relation between **state** and **state option**
- Hoare triple — $\{P\} c \{Q\}$
 - **soundness** is derived directly from the operational semantics
 - logic rules are in **weakest-precondition** form

Program Logic — Rules



- assignment
- updateRoot
- updateASID

★ other rules are in standard Hoare logic form

Program Logic — Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

Program Logic — Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

- ✓ successful evaluation of l to a vp
- ✓ consistency of vp
- ✓ valid address translation of vp to pp
- ✓ reasoning about **heap** and **incon_set** update

Program Logic — Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

- ✓ successful evaluation of l to a vp
- ✓ consistency of vp
- ✓ valid address translation of vp to pp
- ✓ reasoning about **heap** and **incon_set** update

Program Logic — Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin IC\ s \wedge Addr\ vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

- ✓ successful evaluation of l to a vp
- ✓ consistency of vp
- ✓ valid address translation of vp to pp
- ✓ reasoning about **heap** and **incon_set** update

Program Logic — Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

- ✓ successful evaluation of l to a vp
- ✓ consistency of vp
- ✓ valid address translation of vp to pp
- ✓ reasoning about **heap** and **incon_set** update

Program Logic — Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

- ✓ successful evaluation of l to a vp
- ✓ consistency of vp
- ✓ valid address translation of vp to pp
- ✓ reasoning about **heap** and **incon_set** update

Program Logic — Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge \\ P(\text{heap_iset_update}_s(pp \mapsto v)) \} \\ l ::= r \{P\}$$

✓ `incon_set update`

comparison of the active page table
before and after the assignment for
all remapped and unmapped addresses

Program Logic – Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

✓incon_set update

before assignment

incon_set : { va₁ , va₂ }

va₃ is mapped to pa₃

va₄ is mapped to pa₄

after assignment

Program Logic – Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

✓incon_set update

before assignment

incon_set : { va₁ , va₂ }

va₃ is mapped to pa₃

va₄ is mapped to pa₄

after assignment

Program Logic – Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

✓incon_set update

before assignment

incon_set : { va₁ , va₂ }

va₃ is mapped to pa₃

va₄ is mapped to pa₄

after assignment

Program Logic – Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

✓incon_set update

before assignment

incon_set : { va₁ , va₂ }

va₃ is mapped to pa₃

va₄ is mapped to pa₄

after assignment

va₃ is remapped to pa₅

va₄ is unmapped

Program Logic – Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

✓incon_set update

before assignment

incon_set : { va₁ , va₂ }

va₃ is mapped to pa₃

va₄ is mapped to pa₄

after assignment

va₃ is remapped to pa₅

va₄ is unmapped

Program Logic – Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

✓incon_set update

before assignment

incon_set : { va₁ , va₂ }

va₃ is mapped to pa₃

va₄ is mapped to pa₄

after assignment

va₃ is remapped to pa₅

va₄ is unmapped

Program Logic – Rules



- assignment

$$\models \{ \lambda s. \llbracket l \rrbracket s = \llbracket vp \rrbracket \wedge \llbracket r \rrbracket s = \llbracket v \rrbracket \wedge vp \notin \mathcal{IC} s \wedge \text{Addr } vp \hookrightarrow_s pp \wedge P(\text{heap_iset_update}_s(pp \mapsto v)) \}$$
$$l ::= r \{P\}$$

✓incon_set update

before assignment

incon_set : { va₁ , va₂ }

va₃ is mapped to pa₃

va₄ is mapped to pa₄

after assignment

incon_set : { va₁ , va₂ ,
va₃ , va₄ }

va₃ is remapped to pa₅

va₄ is unmapped

Program Logic — Rules



- assignment ✓
- updateRoot
- updateASID

Program Logic — Rules



- updateRoot

$$\models \{ \lambda s. \text{kernel } s \wedge \llbracket \text{rte} \rrbracket s = \lfloor \text{rt} \rfloor \wedge P(\text{root_iset_update}_s \text{ Addr } \text{rt}) \}$$

`updateRoot rte {P}`

- ✓ available in kernel mode
- ✓ reasoning about `root` and `incon_set` update

Program Logic — Rules



- updateRoot

$$\models \{ \lambda s. \text{kernel } s \wedge \llbracket \text{rte} \rrbracket s = \lfloor \text{rt} \rfloor \wedge P(\text{root_iset_update}_s \text{ Addr } \text{rt}) \}$$
$$\text{updateRoot } \text{rte} \{P\}$$

- ✓ available in kernel mode
- ✓ reasoning about `root` and `incon_set` update

Program Logic — Rules



- updateRoot

$$\models \{ \lambda s. \text{kernel } s \wedge \llbracket \text{rte} \rrbracket s = \lfloor \text{rt} \rfloor \wedge P(\text{root_iset_update}_s \text{ Addr } \text{rt}) \} \\ \text{updateRoot } \text{rte} \{P\}$$

- ✓ available in kernel mode
- ✓ reasoning about `root` and `incon_set` update

Program Logic — Rules



- updateRoot

$$\models \{ \lambda s. \text{kernel } s \wedge \llbracket \text{rte} \rrbracket s = \lfloor \text{rt} \rfloor \wedge \text{P}(\text{root_iset_update}_s \text{ Addr } \text{rt}) \}$$

`updateRoot rte {P}`

- ✓ available in kernel mode
- ✓ reasoning about `root` and `incon_set` update

`incon_set` update:

comparison of the **two page tables**
before and after updating root for
all **remapped** and **unmapped** addresses

Program Logic — Rules



- assignment ✓
- updateRoot ✓
- updateASID

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

- ✓ available in kernel mode
- ✓ reasoning about `asid`, `incon_set` and `pt_snapshot` update

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

✓ available in kernel mode

✓ reasoning about `asid`, `incon_set` and `pt_snapshot` update

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

- ✓ available in kernel mode
- ✓ reasoning about `asid`, `incon_set` and `pt_snapshot` update

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

Steps:

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

Steps:

1

store the `incon_set` and the `page table` of the active ASID to the `pt_snapshot`

Program Logic – Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

Steps:

1

store the `incon_set` and the `page table` of the active ASID to the `pt_snapshot`

2

update the ASID

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

Steps:

1

store the `incon_set` and the `page table` of the active ASID to the `pt_snapshot`

2

update the ASID

3

compute new `incon_set` from the `pt_snapshot` and the `active page table`

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

Steps: switching from a_1 to a_2

before updateASID

```
active_ASID : a1
incon_set   : { va3 , va7 }
pt_snapshot: a1, va3 => unmap
             a1, va7 => pa1
             a1, va6 => unmap
             a2, va1 => Incon
             a2, va6 => pa2
page table:  va6 => pa7
```

after updateASID

```
active_ASID :
incon_set   : {      ,      }
pt_snapshot:
```

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

Steps: switching from a_1 to a_2

before updateASID

```
active_ASID : a1
incon_set : { va3 , va7 }
pt_snapshot: a1, va3 => unmap
              a1, va7 => pa1
              a1, va6 => unmap
              a2, va1 => Incon
              a2, va6 => pa2
page table:  va6 => pa7
```

after updateASID

```
active_ASID :
incon_set : { , }
pt_snapshot: a1, va3 => Incon
              a1, va7 => Incon
              a1, va6 => pa7
```

1

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \{P\}$

Steps: switching from a_1 to a_2

before updateASID

active_ASID : a_1
incon_set : { va_3 , va_7 }
pt_snapshot: $a_1, va_3 \Rightarrow \text{unmap}$
 $a_1, va_7 \Rightarrow pa_1$
 $a_1, va_6 \Rightarrow \text{unmap}$
 $a_2, va_1 \Rightarrow \text{Incon}$
 $a_2, va_6 \Rightarrow pa_2$
page table: $va_6 \Rightarrow pa_7$

after updateASID

active_ASID : a_2 **2**
incon_set : { , }
pt_snapshot: $a_1, va_3 \Rightarrow \text{Incon}$
 $a_1, va_7 \Rightarrow \text{Incon}$
 $a_1, va_6 \Rightarrow pa_7$

Program Logic — Rules



- updateASID

$\{\lambda s. \text{kernel } s \wedge P(\text{asid_pt_snapshot_update}_s \ a)\} \text{updateASID } a \ \{P\}$

Steps: switching from a_1 to a_2

before updateASID

active_ASID : a_1
incon_set : { va_3 , va_7 }
pt_snapshot: $a_1, va_3 \Rightarrow \text{unmap}$
 $a_1, va_7 \Rightarrow pa_1$
 $a_1, va_6 \Rightarrow \text{unmap}$
 $a_2, va_1 \Rightarrow \text{Incon}$
 $a_2, va_6 \Rightarrow pa_2$
page table: $va_6 \Rightarrow pa_7$

after updateASID

active_ASID : a_2
incon_set : { va_1 , va_6 } **3**
pt_snapshot: $a_1, va_3 \Rightarrow \text{Incon}$
 $a_1, va_7 \Rightarrow \text{Incon}$
 $a_1, va_6 \Rightarrow pa_7$

Program Logic — Rules



- assignment ✓
- updateRoot ✓
- updateASID ✓

Take-away:



TLB has been reduced to consistency check

Inconsistency is recomputed after every instruction

Contributions



- TLB-aware program logic in Isabelle/HOL
 - sound abstraction of ARMv7-style MMU
 - language with TLB management primitives
 - TLB-aware Hoare logic rules
- **Reduction theorems** for program verification at
 - user- and kernel-level execution
 - context switch




Program Verification



- Address space management
 - inspired by seL4


Program Verification

- Address space management
 - inspired by seL4




Program Verification

- Address space management
 - inspired by seL4




Program Verification

- Address space management
 - inspired by seL4



Program Verification

- Address space management
 - inspired by seL4



Reduction Theorems



- User-level assignment
 - user cannot update page table,
hence cannot affect TLB consistency

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge$$
$$\llbracket \text{lval} \rrbracket s = \llbracket \text{vp} \rrbracket \wedge \llbracket \text{rval} \rrbracket s = \llbracket v \rrbracket \wedge \text{Addr } \text{vp} \hookrightarrow_s p\}$$

`lval ::= rval`

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge \text{heap } s \ p = \llbracket v \rrbracket\}$$

Reduction Theorems



- User-level assignment
 - user cannot update page table,
hence cannot affect TLB consistency

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge$$
$$\llbracket \text{lval} \rrbracket s = \llbracket \text{vp} \rrbracket \wedge \llbracket \text{rval} \rrbracket s = \llbracket v \rrbracket \wedge \text{Addr } \text{vp} \hookrightarrow_s p\}$$

`lval ::= rval`

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge \text{heap } s \ p = \llbracket v \rrbracket\}$$

Reduction Theorems



- User-level assignment
 - user cannot update page table,
hence cannot affect TLB consistency

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge$$
$$\llbracket \text{lval} \rrbracket \ s = \llbracket \text{vp} \rrbracket \wedge \llbracket \text{rval} \rrbracket \ s = \llbracket v \rrbracket \wedge \text{Addr } \text{vp} \hookrightarrow_s \text{p}\}$$

`lval ::= rval`

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge \text{heap } s \ \text{p} = \llbracket v \rrbracket\}$$

Reduction Theorems



- User-level assignment
 - user cannot update page table,
hence cannot affect TLB consistency

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge$$
$$\llbracket \text{lval} \rrbracket \ s = \llbracket \text{vp} \rrbracket \wedge \llbracket \text{rval} \rrbracket \ s = \llbracket v \rrbracket \wedge \text{Addr } \text{vp} \hookrightarrow_s \text{p}\}$$

`lval ::= rval`

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge \text{heap } s \ \text{p} = \llbracket v \rrbracket \}$$

Reduction Theorems



- User-level assignment
 - user cannot update page table,
hence cannot affect TLB consistency

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge$$
$$\llbracket \text{lval} \rrbracket s = \llbracket \text{vp} \rrbracket \wedge \llbracket \text{rval} \rrbracket s = \llbracket v \rrbracket \wedge \text{Addr } \text{vp} \hookrightarrow_s \text{p}\}$$


`lval ::= rval`

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{User} \wedge \mathcal{IC} \ s = \emptyset \wedge \text{heap } s \ \text{p} = \llbracket v \rrbracket\}$$


user-level reasoning has been reduced to
standard Hoare logic rule with address translation


Reduction Theorems

- Kernel-level assignment
 - that **doesn't modify page table**




Reduction Theorems

- Kernel-level assignment
 - that **doesn't modify page table**




Reduction Theorems

- Kernel-level assignment
 - that **does modify page table**



Reduction Theorems

- Kernel-level assignment
 - that **does modify page table**



- ✓ TLB consistency is regained by flushing the entries
- ✓ logic correctly identifies when the flush is due

Contributions



- TLB-aware program logic in Isabelle/HOL
 - sound abstraction of ARMv7-style MMU
 - language with TLB management primitives
 - TLB-aware Hoare logic rules
- **Reduction theorems** for program verification at
 - user- and kernel-level execution ✓
 - context switch



Context Switch




- Operations — updating the
 - [root register](#), then updating the
 - [ASID register](#)

Context Switch





- Operations — updating the
 - **root register**, then updating the
 - **ASID register**
- ARM's recommended sequence to avoid TLB flush



Context Switch



- Operations — updating the
 - **root register**, then updating the
 - **ASID register**
- ARM's recommended sequence to avoid TLB flush



logic can prove that
assigned ASIDs remain consistent

Taken Together



Taken Together



- simplicity of the logic and memory model
- reduction to Hoare logic for most use-cases

Taken Together



- simplicity of the logic and memory model
- reduction to Hoare logic for most use-cases




more in the paper:
details of the [reduction theorems](#)


Taken Together



- simplicity of the logic and memory model
- reduction to Hoare logic for most use-cases



more in the paper:
details of the [reduction theorems](#)



theories available on github:
[SEL4PROJ/tlb](#)


Taken Together



- simplicity of the logic and memory model
- reduction to Hoare logic for most use-cases



more in the paper:
details of the [reduction theorems](#)



theories available on github:
[SEL4PROJ/tlb](#)



Questions

Reduction Theorems



- Kernel-level assignment
 - that **doesn't modify page table**

Reduction Theorems



- Kernel-level assignment
- that **doesn't modify page table**

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{Kernel} \wedge \text{asids_consistent } s \wedge$$
$$\llbracket \text{lval} \rrbracket s = \lfloor \text{vp} \rfloor \wedge \llbracket \text{rval} \rrbracket s = \lfloor v \rfloor \wedge$$
$$\text{Addr } \text{vp} \in \text{kernel_safe } s \wedge \text{k_phy_ad } \text{vp} \notin \text{kernel_data_area } s \wedge$$
$$\text{safe_set } (\text{kernel_safe } s) s \}$$

`lval ::= rval`

Reduction Theorems



- Kernel-level assignment
- that **doesn't modify page table**

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{Kernel} \wedge \text{asids_consistent } s \wedge$$
$$\llbracket \text{lval} \rrbracket s = \lfloor \text{vp} \rfloor \wedge \llbracket \text{rval} \rrbracket s = \lfloor v \rfloor \wedge$$
$$\text{Addr } \text{vp} \in \text{kernel_safe } s \wedge \text{k_phy_ad } \text{vp} \notin \text{kernel_data_area } s \wedge$$
$$\text{safe_set } (\text{kernel_safe } s) s \}$$

`lval ::= rval`

$$\{\lambda s. \text{mmu_layout } s \wedge \text{mode } s = \text{Kernel} \wedge \text{safe_set } (\text{kernel_safe } s) s \wedge$$
$$\text{asids_consistent } s \wedge \text{heap } s (\text{k_phy_ad } \text{vp}) = \lfloor v \rfloor \}$$

Reduction Theorems



- Kernel-level assignment
 - that **doesn't modify page table**

```
{λs. mmu_layout s ∧ mode s = Kernel ∧ asids_consistent s ∧  
  [[lval]] s = [vp] ∧ [[rval]] s = [v] ∧  
  Addr vp ∈ kernel_safe s ∧ k_phy_ad vp ∉ kernel_data_area s ∧  
  safe_set (kernel_safe s) s }
```

```
lval ::= rval
```

```
{λs. mmu_layout s ∧ mode s = Kernel ∧ safe_set (kernel_safe s) s ∧  
  asids_consistent s ∧ heap s (k_phy_ad vp) = [v]}
```

Reduction Theorems



- Kernel-level assignment
- that **doesn't modify page table**

```
{λs. mmu_layout s ∧ mode s = Kernel ∧ asids_consistent s ∧  
  [[lval]] s = [vp] ∧ [[rval]] s = [v] ∧  
  Addr vp ∈ kernel_safe s ∧ k_phy_ad vp ∉ kernel_data_area s ∧  
  safe_set (kernel_safe s) s }
```

```
lval ::= rval
```

```
{λs. mmu_layout s ∧ mode s = Kernel ∧ safe_set (kernel_safe s) s ∧  
  asids_consistent s ∧ heap s (k_phy_ad vp) = [v]}
```

Reduction Theorems



- Kernel-level assignment
- that **doesn't modify page table**

```
{λs. mmu_layout s ∧ mode s = Kernel ∧ asids_consistent s ∧  
  [[lval]] s = [vp] ∧ [[rval]] s = [v] ∧  
  Addr vp ∈ kernel_safe s ∧ k_phy_ad vp ∉ kernel_data_area s ∧  
  safe_set (kernel_safe s) s }
```

```
lval ::= rval
```

```
{λs. mmu_layout s ∧ mode s = Kernel ∧ safe_set (kernel_safe s) s ∧  
  asids_consistent s ∧ heap s (k_phy_ad vp) = [v]}
```

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
  IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
  IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
  IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```


Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
  IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
  IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
    IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
  IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
  IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```

Context Switch



- Operations —
 - update root register to `root r`, then
 - update ASID register to `ASID a`
- ARMv7-A manual's recommended sequence

```
{λs. mmu_layout s ∧ asids_consistent s ∧ mode s = Kernel ∧  
  IC s = ∅ ∧ 0 ∉ ran (root_map s) ∧ root_map s (Addr r) = [a]}  
UpdateASID 0;; updateRoot (Const r);; UpdateASID a;; SetMode User  
{λs. mmu_layout s ∧ IC s = ∅ ∧ mode s = User ∧ asids_consistent s}
```