## Program Verification in the Presence of Cached Address Translation

Hira Taqdees Syeda | Gerwin Klein July 2018

www.ts.data61.csiro.au

DATA

61



# What is Cached Address Translation





# What is Cached Address Translation





- Translation Lookaside Buffer (TLB) is
  - a dedicated cache for page table walks
  - architecture specific
  - managed by hardware and operating system together



## TLB Effects on Program Execution

### - TLB being cache

- has no functional effects
- only makes execution faster, *if* maintained correctly
- is an assumption in formally verified kernels such as seL4

## TLB Effects on Program Execution

### - TLB being cache

- has no functional effects
- only makes execution faster, *if* maintained correctly
- is an assumption in formally verified kernels such as seL4
- Poorly managed TLB leads to
  - memory operations on the wrong addresses
  - inconsistent translation system crash

## TLB Effects on Program Execution

### - TLB being cache

- has no functional effects
- only makes execution faster, if maintained correctly
- is an assumption in formally verified kernels such as seL4
- Poorly managed TLB leads to
  - memory operations on the wrong addresses
  - inconsistent translation system crash
- TLB-aware logic for program reasoning
  - abstract model for ARMv7-style MMU



- TLB-aware program logic in Isabelle/HOL
  - sound abstraction of ARMv7-style MMU
  - language with TLB management primitives
  - TLB-aware Hoare logic rules





- TLB-aware program logic in Isabelle/HOL
  - sound abstraction of ARMv7-style MMU
  - language with TLB management primitives
  - TLB-aware Hoare logic rules
- Reduction theorems for program verification at
  - user- and kernel-level execution
  - context switch





- TLB-aware program logic in Isabelle/HOL
  - sound abstraction of ARMv7-style MMU
  - language with TLB management primitives
  - TLB-aware Hoare logic rules

### - Reduction theorems for program verification at

- user- and kernel-level execution
- context switch



























- TLB eviction (XX)

## ARMv7-style MMU



- TLB eviction (XX)
- TLB incoherency ( )
  - stale translation entries w.r.t. page table(s)



## ARMv7-style MMU

....

CPU
rest of the memory

XXXX
Image: table grade table(s)

rest of the memory
operating system

Image: table grade table(s)

Memory

- TLB eviction (XX)
- TLB incoherency ( )
  - stale translation entries w.r.t. page table(s)

TLB

- TLB inconsistency ( 
  )
  - more than one translation entries



## ARMv7-style MMU

....

CPU

- rest of the memory

  Image: system

  Image: system
- TLB maintenance operations after updating
  - page table(s)
  - root register



## **ARMv7-style MMU**

- TLB maintenance operations after updating
  - page table(s)
  - root register
- Selective invalidation using Address Space IDentifier ASID
  - ASID register







- Formalised TLB model
  - hardware details
  - instructions affecting the TLB state



- Formalised TLB model
  - hardware details
  - instructions affecting the TLB state





- Formalised TLB model
  - hardware details
  - instructions affecting the TLB state



















- TLB-aware program logic in Isabelle/HOL
  - sound abstraction of ARMv7-style MMU
  - language with TLB management primitives
  - TLB-aware Hoare logic rules
- Reduction theorems for program verification at
  - user- and kernel-level execution
  - context switch









- Heap language with TLB management primitives
  - arithmetic expressions aexp
    - constant, unary and binary operations
    - HeapLookup



- Heap language with TLB management primitives
  - arithmetic expressions aexp
    - constant, unary and binary operations
    - HeapLookup
  - boolean expressions **bexp** 
    - negation, comparison and binary operations



- Heap language with TLB management primitives
  - commands
    - skip and sequence
    - if-then-else and while



- Heap language with TLB management primitives
  - commands
    - skip and sequence
    - if-then-else and while
    - assignment aexp := aexp



- Heap language with TLB management primitives
  - commands
    - skip and sequence
    - if-then-else and while
    - assignment aexp := aexp
    - flush
      - flushALL, flushASID, flushVA and flushASIDVA



- Heap language with TLB management primitives
  - commands
    - skip and sequence
    - if-then-else and while
    - assignment aexp := aexp
    - flush
      - flushALL, flushASID, flushVA and flushASIDVA
    - updateRoot
    - updateASID
    - updateMode
      - kernel Or user

DATA 61

- TLB-aware program logic in Isabelle/HOL
  - sound abstraction of ARMv7-style TLB
  - language with TLB management primitives
  - TLB-aware Hoare logic rules
- Reduction theorems for program verification at
  - user- and kernel-level execution
  - context switch



## **Program Logic**



### - Operational semantics

- **aexp** partial function from **state** to 32-bit **value**
- **bexp** partial function from **state** to **bool**
- **command** relation between **state** and **state** option
# **Program Logic**



## - Operational semantics

- **aexp** partial function from **state** to 32-bit **value**
- **bexp** partial function from **state** to **bool**
- **command** relation between **state** and **state** option
- Hoare triple  $\{P\}\ c\ \{Q\}$ 
  - soundness is derived directly from the operational semantics
  - logic rules are in weakest-precondition form



- assignment
- updateRoot
- updateASID

## ☆ other rules are in standard Hoare logic form

Program Logic — Rules



$$\models \{ \lambda s. [[1]] s = \lfloor vp \rfloor \land [[r]] s = \lfloor v \rfloor \land vp \notin \mathcal{IC} s \land Addr vp \hookrightarrow_{s} pp \land P (heap_iset_update_s (pp \mapsto v)) \}$$
$$1 ::= r \{ P \}$$



### - assignment

$$\models \{ \lambda s. [[1]] s = \lfloor vp \rfloor \land [[r]] s = \lfloor v \rfloor \land vp \notin \mathcal{IC} s \land Addr vp \hookrightarrow_{s} pp \land P (heap_iset_update_s (pp \mapsto v)) \}$$
$$1 ::= r \{ P \}$$

 $\checkmark$  successful evaluation of l to a vp

 $\checkmark$  consistency of vp

 $\checkmark$  valid address translation of vp to pp

✓ reasoning about heap and incon\_set update



### - assignment

$$\models \{ \lambda s. [[1]] s = [vp] \land [[r]] s = [v] \land vp \notin IC s \land Addr vp \hookrightarrow_s pp \land P (heap_iset_update_s (pp \mapsto v)) \}$$
$$1 ::= r \{ P \}$$

 $\checkmark$  successful evaluation of l to a vp

 $\checkmark$  consistency of vp

- $\checkmark$  valid address translation of vp to pp
- ✓ reasoning about heap and incon\_set update



### - assignment

$$\models \{ \lambda s. [[1]] s = \lfloor vp \rfloor \land [[r]] s = \lfloor v \rfloor \land vp \notin \mathcal{IC} s \land Addr vp \hookrightarrow_{s} pp \land P (heap_iset_update_s (pp \mapsto v)) \}$$
$$1 ::= r \{ P \}$$

 $\checkmark$  successful evaluation of l to a vp

 $\checkmark$  consistency of vp

 $\checkmark$  valid address translation of vp to pp

✓ reasoning about heap and incon\_set update

Program Logic — Rules



$$\models \{ \lambda s. [[1]] s = \lfloor vp \rfloor \land [[r]] s = \lfloor v \rfloor \land vp \notin \mathcal{IC} s \land Addr vp \hookrightarrow_{s} pp \land P (heap_iset_update_s (pp \mapsto v)) \}$$

$$1 ::= r \{ P \}$$

 $\checkmark$  successful evaluation of l to a vp

 $\checkmark$  consistency of vp

 $\checkmark$  valid address translation of vp to pp

✓ reasoning about heap and incon\_set update

Program Logic — Rules



$$\models \{ \lambda s. [[1]] s = \lfloor vp \rfloor \land [[r]] s = \lfloor v \rfloor \land vp \notin \mathcal{IC} s \land Addr vp \hookrightarrow_{s} pp \land P (heap_iset_update_s (pp \mapsto v)) \}$$
$$1 ::= r \{ P \}$$

 $\checkmark$  successful evaluation of l to a vp

 $\checkmark$  consistency of vp

 $\checkmark$  valid address translation of vp to pp

reasoning about heap and incon\_set update

Program Logic — Rules



$$\models \{ \lambda s. [[1]] s = \lfloor vp \rfloor \land [[r]] s = \lfloor v \rfloor \land vp \notin \mathcal{IC} s \land Addr vp \hookrightarrow_{s} pp \land P (heap_iset_update_s (pp \mapsto v)) \}$$

$$1 ::= r \{ P \}$$

✓incon\_set update

comparison of the active page table before and after the assignment for all remapped and unmapped addresses

Program Logic — Rules



$$= \{ \{ \lambda \texttt{s. [[1]] s = [vp] \land [[r]] s = [v] \land vp \notin \mathcal{IC} \texttt{s} \land \texttt{Addr } vp \hookrightarrow_s pp \land \\ P (\texttt{heap_iset_update}_s (pp \mapsto v)) \} \\ 1 ::= r \{ \{ P \} \}$$

### ✓incon\_set update

before assignmentafter assignmentincon\_set : { va1 , va2 }va3 is mapped to pa3va4 is mapped to pa4

Program Logic — Rules



$$= \{ \lambda \texttt{s. [[1]] s = [vp] \land [[r]] s = [v] \land vp \notin IC \texttt{s} \land \texttt{Addr vp} \hookrightarrow_s \texttt{pp} \land P (\texttt{heap_iset_update}_s (pp \mapsto v)) \} \\ 1 ::= r \{ P \}$$

### ✓incon\_set update



Program Logic — Rules



$$= \{ \lambda \texttt{s. [[1]] s = [vp] \land [[r]] s = [v] \land vp \notin IC \texttt{s} \land \texttt{Addr vp} \hookrightarrow_s \texttt{pp} \land P (\texttt{heap_iset_update}_s (pp \mapsto v)) \} \\ 1 ::= r \{ P \}$$

### ✓incon\_set update



Program Logic — Rules



$$= \{ \lambda \texttt{s. [[1]] s = [vp] \land [[r]] s = [v] \land vp \notin \mathcal{IC} \texttt{s} \land \texttt{Addr vp} \hookrightarrow_s \texttt{pp} \land \\ P (\texttt{heap_iset_update}_s (pp \mapsto v)) \} \\ 1 ::= \texttt{r} \{ \texttt{P} \}$$

### ✓incon\_set update

before assignmentafter assignmentincon\_set : { va1 , va2 }va3 is mapped to pa3va4 is mapped to pa4va4 is mapped to pa4

Program Logic — Rules



$$= \{ \lambda \texttt{s. [[1]] s = [vp] \land [[r]] s = [v] \land vp \notin \mathcal{IC} \texttt{s} \land \texttt{Addr vp} \hookrightarrow_s \texttt{pp} \land \\ P (\texttt{heap_iset_update}_s (pp \mapsto v)) \} \\ 1 ::= \texttt{r} \{ \texttt{P} \}$$

### ✓incon\_set update



Program Logic — Rules



$$= \{ \lambda \texttt{s. [[1]] s = [vp] \land [[r]] s = [v] \land vp \notin \mathcal{IC} \texttt{s} \land \texttt{Addr vp} \hookrightarrow_s \texttt{pp} \land P (\texttt{heap_iset_update}_s (pp \mapsto v)) \} \\ 1 ::= r \{ P \}$$

### ✓incon\_set update



Program Logic — Rules



$$= \{ \lambda \texttt{s. [[1]] s = [vp] \land [[r]] s = [v] \land vp \notin \mathcal{IC} \texttt{s} \land \texttt{Addr } vp \hookrightarrow_s pp \land \\ P (\texttt{heap_iset_update}_s (pp \mapsto v)) \} \\ 1 ::= r \{ P \} \end{cases}$$

### ✓incon\_set update

before assignmentafter assignmentincon\_set : { va1 , va2 }incon\_set : { va1 , va2 ,<br/>va3 , va4 }va3 is mapped to pa3va3 is remapped to pa5va4 is mapped to pa4va4 is unmapped



- assignment
- updateRoot
- updateASID



## - updateRoot

$$\models \ \{\lambda \texttt{s. kernel } \texttt{s} \land \llbracket \texttt{rte} \rrbracket \texttt{s} = \lfloor \texttt{rt} \rfloor \land \texttt{P} (\texttt{root\_iset\_update}_s \texttt{Addr rt}) \}$$
$$\texttt{updateRoot rte} \ \{\texttt{P}\}$$

✓ available in kernel mode

✓ reasoning about root and incon\_set update



- updateRoot

$$\models \ \{\lambda \texttt{s. kernel s} \land \llbracket \texttt{rte} \rrbracket \texttt{s} = \lfloor \texttt{rt} \rfloor \land \texttt{P} (\texttt{root\_iset\_update}_s \texttt{Addr rt}) \}$$
$$\texttt{updateRoot rte} \ \{\texttt{P}\}$$

✓ available in kernel mode

✓ reasoning about root and incon\_set update



## - updateRoot

$$\vdash \ \{\lambda \texttt{s. kernel } \texttt{s} \land \llbracket \texttt{rte} \rrbracket \texttt{s} = \lfloor \texttt{rt} \rfloor \land \texttt{P} (\texttt{root\_iset\_update}_s \texttt{Addr rt)} \}$$
$$\frac{\texttt{updateRoot rte}}{\texttt{updateRoot rte}} \{\texttt{P}\}$$

✓ available in kernel mode

✓ reasoning about root and incon\_set update



## - updateRoot

$$\models \ \{\lambda \texttt{s. kernel } \texttt{s} \land \llbracket \texttt{rte} \rrbracket \texttt{s} = \lfloor \texttt{rt} \rfloor \land \texttt{P} (\texttt{root\_iset\_update}_s \texttt{Addr rt}) \}$$
$$\frac{\texttt{updateRoot rte}}{\texttt{updateRoot rte}} \{\texttt{P}\}$$

✓ available in kernel mode

✓ reasoning about root and incon\_set update

incon\_set update:

comparison of the two page tables before and after updating root for all remapped and unmapped addresses



- assignment
- updateRoot
- updateASID



## - updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

✓ available in kernel mode

✓ reasoning about asid, incon\_set and pt\_snapshot update



## - updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

✓ available in kernel mode

✓ reasoning about asid, incon\_set and pt\_snapshot update



- updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

✓ available in kernel mode

reasoning about asid, incon\_set and pt\_snapshot update



## - updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

### Steps:



## - updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

### Steps:

store the incon\_set and the page table of the active ASID to the pt\_snapshot



## - updateASID

2

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

### Steps:

store the incon\_set and the page table of the active ASID to the pt\_snapshot

update the ASID



## - updateASID

2

3

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

### Steps:

store the incon\_set and the page table of the active ASID to the pt\_snapshot

update the ASID

compute new incon\_set from the pt\_snapshot and the active page table



- updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

**Steps:** switching from a<sub>1</sub> to a<sub>2</sub>



19 Program Verification in the Presence of TLB-Address Translation Hi

Hira Syeda



- updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

**Steps:** switching from a<sub>1</sub> to a<sub>2</sub>





- updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

**Steps:** switching from a<sub>1</sub> to a<sub>2</sub>

before updateASID		after updateASID			
active_ASID : a1		active_ASID :	a <sub>2</sub>	2	
incon_set : { $va_3$ , $va_3$	a <sub>7</sub> }	incon_set :	{	,	}
pt_sanpshot: $a_1, va_3 => u$ $a_1, va_7 => p$ $a_1, va_6 => u$ $a_2, va_1 => p$ $a_2, va_6 => p$	unmap pa <sub>1</sub> unmap <mark>Incon</mark> pa <sub>2</sub>	pt_snapshot:	a <sub>1</sub> ,va <sub>3</sub> a <sub>1</sub> ,va <sub>7</sub> a <sub>1</sub> ,va <sub>6</sub>	=> => =>	Incon Incon pa <sub>7</sub>
page table: va <sub>6</sub> => pa <sub>7</sub>					



- updateASID

 $\{\lambda s. kernel s \land P (asid_pt_snpshot_update_s a)\}$  updateASID a  $\{P\}$ 

**Steps:** switching from a<sub>1</sub> to a<sub>2</sub>





- assignment
- updateRoot 🗸
- updateASID

### Take-away:



TLB has been reduced to consistency check Inconsistency is recomputed after every instruction

# Contributions



- TLB-aware program logic in Isabelle/HOL
  - sound abstraction of ARMv7-style MMU
  - language with TLB management primitives
  - TLB-aware Hoare logic rules
- Reduction theorems for program verification at
  - user- and kernel-level execution
  - context switch



# **Program Verification**



- Address space management

- inspired by seL4


#### - Address space management

- inspired by seL4





#### - Address space management

- inspired by seL4





#### - Address space management

- inspired by seL4





#### - Address space management

- inspired by seL4





- User-level assignment
  - user cannot update page table, hence cannot affect TLB consistency

 $\begin{array}{l} \{\lambda \texttt{s. mmu_layout } \texttt{s} \land \texttt{mode } \texttt{s} = \texttt{User} \land \mathcal{IC} \texttt{s} = \emptyset \land \\ & [[\texttt{lval}]] \texttt{s} = \lfloor \texttt{vp} \rfloor \land [[\texttt{rval}]] \texttt{s} = \lfloor \texttt{v} \rfloor \land \texttt{Addr } \texttt{vp} \hookrightarrow_s \texttt{p} \\ \texttt{lval} ::= \texttt{rval} \\ & \{\lambda \texttt{s. mmu_layout } \texttt{s} \land \texttt{mode } \texttt{s} = \texttt{User} \land \mathcal{IC} \texttt{s} = \emptyset \land \texttt{heap } \texttt{s} \texttt{p} = \lfloor \texttt{v} \rfloor \\ \end{array}$ 



- User-level assignment
  - user cannot update page table, hence cannot affect TLB consistency



- User-level assignment
  - user cannot update page table, hence cannot affect TLB consistency

$$\{ \lambda s. \text{ mmu_layout } s \land \text{ mode } s = \text{User } \land \quad \mathcal{IC} \ s = \emptyset \land \\ [[val]] \ s = \lfloor vp \rfloor \land [[rval]] \ s = \lfloor v \rfloor \land \text{Addr } vp \hookrightarrow_s p \} \\ \text{lval } ::= rval \\ \{ \lambda s. \text{ mmu_layout } s \land \text{ mode } s = \text{User } \land \mathcal{IC} \ s = \emptyset \land \text{ heap } s \ p = \lfloor v \rfloor \}$$



- User-level assignment
  - user cannot update page table, hence cannot affect TLB consistency

$$\{\lambda s. mmu\_layout s \land mode s = User \land \mathcal{IC} s = \emptyset \land \\ [lval] s = \lfloor vp \rfloor \land [rval] s = \lfloor v \rfloor \land Addr vp \hookrightarrow_s p \} \\ lval ::= rval \\ \{\lambda s. mmu\_layout s \land mode s = User \land \mathcal{IC} s = \emptyset \land heap s p = \lfloor v \rfloor \}$$



- User-level assignment
  - user cannot update page table, hence cannot affect TLB consistency

$$\{\lambda s. mmu_layout s \land mode s = User \land \mathcal{IC} s = \emptyset \land \\ [lval] s = [vp] \land [rval] s = [v] \land Addr vp \hookrightarrow_s p \} \\ lval ::= rval \\ \{\lambda s. mmu_layout s \land mode s = User \land \mathcal{IC} s = \emptyset \land heap s p = [v] \}$$



user-level reasoning has been reduced to standard Hoare logic rule with address translation



- Kernel-level assignment
  - that doesn't modify page table





#### - Kernel-level assignment

- that doesn't modify page table





- Kernel-level assignment
  - that does modify page table





- Kernel-level assignment
  - that does modify page table



# Contributions



- TLB-aware program logic in Isabelle/HOL
  - sound abstraction of ARMv7-style MMU
  - language with TLB management primitives
  - TLB-aware Hoare logic rules
- Reduction theorems for program verification at
  - user- and kernel-level execution
  - context switch





- Operations updating the
  - root register, then updating the
  - ASID register



- Operations updating the
  - root register, then updating the
  - ASID register
- ARM's recommended sequence to avoid TLB flush





- Operations updating the
  - root register, then updating the
  - ASID register
- ARM's recommended sequence to avoid TLB flush









- simplicity of the logic and memory model
- reduction to Hoare logic for most use-cases





- simplicity of the logic and memory model
- reduction to Hoare logic for most use-cases



more in the paper: details of the reduction theorems





- simplicity of the logic and memory model
- reduction to Hoare logic for most use-cases



more in the paper: details of the reduction theorems



theories available on github: SEL4PROJ/tlb





- simplicity of the logic and memory model
- reduction to Hoare logic for most use-cases



more in the paper: details of the reduction theorems



theories available on github: SEL4PROJ/tlb





- Kernel-level assignment
  - that doesn't modify page table



#### - Kernel-level assignment

- that doesn't modify page table

```
 \{\lambda s. mmu_layout s \land mode s = Kernel \land asids_consistent s \land \\ [[lval]] s = [vp] \land [[rval]] s = [v] \land \\ Addr vp \in kernel_safe s \land k_phy_ad vp \notin kernel_data_area s \land \\ safe_set (kernel_safe s) s \}
```

lval ::= rval



#### - Kernel-level assignment

- that doesn't modify page table

```
 \{\lambda s. mmu_layout s \land mode s = Kernel \land asids_consistent s \land \\ [[lval]] s = [vp] \land [[rval]] s = [v] \land \\ Addr vp \in kernel_safe s \land k_phy_ad vp \notin kernel_data_area s \land \\ safe_set (kernel_safe s) s \}
```

lval ::= rval

```
 \{\lambda s. mmu_layout s \land mode s = Kernel \land safe_set (kernel_safe s) s \land asids_consistent s \land heap s (k_phy_ad vp) = \lfloor v \rfloor \}
```



#### - Kernel-level assignment

- that doesn't modify page table

```
 \{\lambda s. mmu_layout s \land mode s = Kernel \land asids_consistent s \land \\ [[lval]] s = [vp] \land [[rval]] s = [v] \land \\ Addr vp \in kernel_safe s \land k_phy_ad vp \notin kernel_data_area s \land \\ safe_set (kernel_safe s) s \}
```

lval ::= rval

```
 \{\lambda s. mmu_layout s \land mode s = Kernel \land safe_set (kernel_safe s) s \land asids_consistent s \land heap s (k_phy_ad vp) = \lfloor v \rfloor \}
```



#### - Kernel-level assignment

- that doesn't modify page table

$$\{\lambda s. mmu_layout s \land mode s = Kernel \land asids_consistent s \land \\ [[lval]] s = [vp] \land [[rval]] s = [v] \land \\ Addr vp \in kernel_safe s \land k_phy_ad vp \notin kernel_data_area s \land \\ safe_set (kernel_safe s) s \}$$

lval ::= rval

```
 \{\lambda s. mmu_layout s \land mode s = Kernel \land safe_set (kernel_safe s) s \land asids_consistent s \land heap s (k_phy_ad vp) = \lfloor v \rfloor \}
```



#### - Kernel-level assignment

- that doesn't modify page table

lval ::= rval

```
 \{\lambda s. mmu_layout s \land mode s = Kernel \land safe_set (kernel_safe s) s \land asids_consistent s \land heap s (k_phy_ad vp) = \lfloor v \rfloor \}
```



- Operations -
  - update root register to **root r**, then
  - update ASID register to ASID a



- Operations
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{ \lambda \text{s. mmu_layout s } \land \text{ asids_consistent s } \land \text{ mode s = Kernel } \land \\ \mathcal{IC} \text{ s = } \emptyset \land 0 \notin \text{ran (root_map s)} \land \text{ root_map s (Addr r) = } [a] \} \\ \text{UpdateASID 0;; updateRoot(Const r);; UpdateASID a;; SetMode User} \\ \{ \lambda \text{s. mmu_layout s } \land \mathcal{IC} \text{ s = } \emptyset \land \text{ mode s = User } \land \text{ asids_consistent s} \}$ 



- Operations
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{\lambda \text{s. mmu_layout s } \land \text{ asids_consistent s } \land \text{ mode s = Kernel } \land \\ \mathcal{IC} \text{ s = } \emptyset \land 0 \notin \text{ran (root_map s)} \land \text{root_map s (Addr r) = } [a] \} \\ \text{UpdateASID 0;; updateRoot(Const r);; UpdateASID a;; SetMode User} \\ \{\lambda \text{s. mmu_layout s } \land \mathcal{IC} \text{ s = } \emptyset \land \text{mode s = User } \land \text{asids_consistent s} \}$ 



- Operations
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{\lambda s. mmu_layout s \land asids_consistent s \land mode s = Kernel \land \mathcal{IC} s = \emptyset \land 0 \notin ran (root_map s) \land root_map s (Addr r) = \lfloor a \rfloor \}$ UpdateASID 0;; updateRoot(Const r);; UpdateASID a;; SetMode User  $\{\lambda s. mmu_layout s \land \mathcal{IC} s = \emptyset \land mode s = User \land asids_consistent s\}$ 



- Operations
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{\lambda s. mmu_layout s \land asids_consistent s \land mode s = Kernel \land \mathcal{IC} s = \emptyset \land 0 \notin ran (root_map s) \land root_map s (Addr r) = \lfloor a \rfloor \}$ UpdateASID 0;; updateRoot(Const r);; UpdateASID a;; SetMode User  $\{\lambda s. mmu_layout s \land \mathcal{IC} s = \emptyset \land mode s = User \land asids_consistent s \}$ 



- Operations
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{\lambda s. mmu_layout s \land asids_consistent s \land mode s = Kernel \land \mathcal{IC} s = \emptyset \land 0 \notin ran (root_map s) \land root_map s (Addr r) = \lfloor a \rfloor \}$ UpdateASID 0;; updateRoot(Const r); UpdateASID a;; SetMode User  $\{\lambda s. mmu_layout s \land \mathcal{IC} s = \emptyset \land mode s = User \land asids_consistent s \}$ 



- Operations
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{\lambda \text{s. mmu_layout s } \land \text{ asids_consistent s } \land \text{ mode s = Kernel } \land \\ \mathcal{IC} \text{ s = } \emptyset \land 0 \notin \text{ran (root_map s)} \land \text{root_map s (Addr r) = } [a] \} \\ \text{UpdateASID 0;; updateRoot(Const r);; UpdateASID a;; SetMode User} \\ \{\lambda \text{s. mmu_layout s } \land \mathcal{IC} \text{ s = } \emptyset \land \text{mode s = User } \land \text{asids_consistent s} \}$ 



- Operations
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{\lambda s. mmu_layout s \land asids_consistent s \land mode s = Kernel \land \mathcal{IC} s = \emptyset \land 0 \notin ran (root_map s) \land root_map s (Addr r) = \lfloor a \rfloor \}$ UpdateASID 0;; updateRoot(Const r); UpdateASID a;; SetMode User  $\{\lambda s. mmu_layout s \land \mathcal{IC} s = \emptyset \land mode s = User \land asids_consistent s \}$
## **Context Switch**



- Operations
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{ \lambda \text{s. mmu_layout s } \land \text{ asids_consistent s } \land \text{ mode s = Kernel } \land \\ \mathcal{IC} \text{ s = } \emptyset \land 0 \notin \text{ran (root_map s)} \land \text{root_map s (Addr r) = } [a] \} \\ \text{UpdateASID 0;; updateRoot(Const r);; UpdateASID a;; SetMode User} \\ \{ \lambda \text{s. mmu_layout s } \land \mathcal{IC} \text{ s = } \emptyset \land \text{mode s = User } \land \text{asids_consistent s} \}$ 

## **Context Switch**



- Operations -
  - update root register to **root r**, then
  - update ASID register to ASID a
- ARMv7-A manual's recommended sequence

 $\{ \lambda \text{s. mmu_layout s } \land \text{ asids_consistent s } \land \text{ mode s = Kernel } \land \\ \mathcal{IC} \text{ s = } \emptyset \land 0 \notin \text{ran (root_map s)} \land \text{root_map s (Addr r) = } [a] \} \\ \text{UpdateASID 0;; updateRoot(Const r);; UpdateASID a;; SetMode User} \\ \{ \lambda \text{s. mmu_layout s } \land \mathcal{IC} \text{ s = } \emptyset \land \text{mode s = User } \land \text{ asids_consistent s} \}$